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Abstract. Undoped cylindrical gate all around (GAA) MOSFET is a radical invention 
and a potential candidate to replace conventional MOSFET, as it introduces new 
direction for transistor scaling. In this work, the sensitivity of process parameters like 
channel length (Lg), channel thickness (tSi), and gate work function (φM) on various 
performance metrics of undoped single material (SM) and double material (DM) 
cylindrical GAA (CGAA) to nanowire MOSFET are systematically analyzed. The 
electrical characteristics such as on current (Ion), subthreshold leakage current (Ioff), the 
threshold voltage (Vth) and transconductance (gm) are evaluated and studied with the 
variation of device design parameters. The discussion gives the direction towards low 
standby operating power (LSTP) devices as improvement in Ioff is approaching 90% in 
nanowire MOSFETs. All the device performances of undoped SM and DM CGAA 
MOSFETs are investigated through Sentaurus device simulator from Synopsys Inc. 
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1. INTRODUCTION 
To get low cost, high operational speed and better performance, the dimension of the 
conventional transistors need to be downscaled to sub-nanometer region. The reduction of 
MOSFET dimensions will degrade the gate control over the channel due to the close 
proximity between the source and drain. This leads to increase various short channel 
effects (SCEs) like hot carrier effect, threshold voltage roll-off, and substrate bias effect 
[1], [2]. Many new devices have been introduced in beyond Moore’s era [3]–[5] to 
suppress the SCEs and enable further scaling down the device. Similarly, some multi-gate 
silicon on insulator (SOI) technology has also been proposed to replace the conventional 
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MOSFET [6]–[10]. However, the cylindrical gate all around (CGAA) MOSFET is one of 
the novel devices which further enables the scaling without hindering the device 
performance [11]. Because of the low characteristic length and higher drive current, 
CGAA MOSFETs can achieve higher packing density as compared to the double gate 
(DG) MOSFETs [12]–[16]. Also, CGAA MOSFET has excellent electrostatic control of 
the channel, robustness against SCEs, better scaling options, no floating body effect, 
larger Equivalent Number of Gates, ideal subthreshold swing as compared to other 
multiple-gate MOSFETs. Hence, the CGAA MOSFETs are a promising solution for 
nanoscale technology CMOS devices [17]–[21]. And the important device parameters like 
threshold voltage (Vth), and on-off ratio (Ion/Ioff), are very much sensitive to the device 
geometry such as channel length (Lg), channel thickness (tSi), and gate work function (φM). 
Thus, the authors have taken an attempt to present a detailed analysis of the performance 
dependency of SM and DM CGAA MOSFETs on device geometry variation.  
In this paper, different performance metrics, like drain current (ID), and 
transconductance (gm) are systematically presented with the variation of Lg, φM, and tSi. 
Along with the introduction, Section 2 describes the device structure description that 
includes all the dimensions, materials and doping concentrations of both SM and DM 
CGAA MOSFETs. This section also analyses the physics of the device using device 
numerical simulations and models activated for simulation. Section 3 comprises of all 
results and discussion. Finally, the concluding remarks are presented in section 4. 
2. DEVICE DESCRIPTION AND SIMULATION SETUP 
The schematic diagram of the fully depleted single material (SM) and dual material 
(DM) Cylindrical GAA (CGAA) MOSFET structures used for modeling and simulation 
are shown in Fig. 1 (a) and (b) respectively. The radial and lateral directions of the 
channel are assumed to be along the radius and the z-axis of the cylinder as shown in Fig. 
1. The source and drain of the device are uniformly doped with doping concentration of 
ND = 1× 10
20
 cm
−3
. The channel is kept undoped. The gate oxide thickness is tox = 1.1 nm. 
The metal gate work functions, φM=4.6 eV for SM and φM1=4.6 eV, φM2=4.6 eV for DM 
are considered. 
 
 
   (a)    (b) 
Fig. 1 Schematic Structure of Cylindrical Gate All Around (GAA) MOSFET            
(a) Single metal gate (b) Dual metal gate 
The simulation is carried out by the device simulator Sentaurus, a 3-D numerical 
simulator from Synopsis Inc. [22]. To obtain accurate results for MOSFET simulation, we 
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need to account for the mobility degradation that occurs inside inversion layers. The 
default carrier transport model in Sentaurus is the Drift Diffusion model is activated.For 
the drift-diffusion model, the current densities for electrons and holes are given by:   
 ( 1.5 ln ) ( ln )n n C n n nJ n E nkT m D n n          (1) 
 ( 1.5 ln ) ( ln )p p V p p pJ p E pkT m D p p          (2) 
where, nJ  and pJ   are electron and hole current density. μn and μp represent electron and 
hole mobility. n and p describe electron and hole density. n  and p are Fermi statistics 
constant, and mn and mp present spatial effective masses of electron and hole respectively. 
T and k describe temperature and Boltzmann constant. EC and EV are conduction and 
valance energy bands. Dn and Dp represent the diffusion constants for electron and holes 
respectively. In the simulation basic mobility a model is used that takes into account the 
effect of the doping dependence, high-field saturation (velocity saturation), and transverse 
field dependence. The silicon band gap narrowing model that determines the intrinsic 
carrier concentration is activated. Models for quantum mechanical effects have not been 
invoked when radius of the silicon pillar is changed from 10 nm to 5 nm.[23]. Uniform 
distribution of interface fixed charges 4x10
11
 cm
-2
 has been used in the simulation. The 
electron and hole surface recombination velocity are considered as 1x10
4
 cm/sec. The 
models activated in the simulation comprise of field dependent mobility, concentration 
dependent mobility and velocity saturation model. Model parameters used from the 
lookup table are carrier mobility µno=1076 cm
2
/V.s, µpo=460.9 cm
2
/V.s, n= p= 1x10
-7
 s 
are the electron and hole lifetimes and suitable empirical parameters βn, βp are selected to 
calibrate the drift-diffusion transport model. 
3. RESULTS AND DISCUSSION 
In order to analyze the impact of channel length (Lg), and channel thickness (tSi), and 
gate work function (φM), on the device performance, the simulation is carried out by 
varying the above parameters. Fig. 2(a) and (b) show the drain current (ID) in the linear 
scale as a function of the gate to source voltage (VGS) for different Lg of both SM and 
CGAA MOSFETs. The DM-CGAA MOSFETs are showing a significant improvement in 
drive current as compared to SM-CGAA MOSFETs. In Fig. 2, Lg varies from 28 nm to 70 
nm and we can observe from the figure that a decrease in Lg results a shift in the 
characteristics. The on-state current (Ion) increases dramatically as Lg decreases to below 
30 nm in comparison to others. As channel length decreases, it gives rise to high drain 
current because of the relation ID1/L. 
Fig. 3 represents the ID-VGS characteristic for different values of metal gate work 
function (φM) for both SM and DM-CGAA MOSFETs. The work function is varied from 
4.6 eV to 5.1 eV for SM CGAA and φM2 from 4.2 eV to 4.5 eV with φM1=4.6 eV at 
VDS=50 mV (sub-threshold region of operation). In case of DM-CGAA, the φM2 is varied 
in such a way that it has to  satisfy the design condition, i.e., φM1>φM2. The results 
illustrate that the off-state leakage current (subthreshold performance) of the device 
improves for higher values of metal gate work function. Higher the the φM increases 
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threshold voltage that reduces leakage current and improves the subthreshold behavior 
of the device. 
(a)  (b)  
Fig. 2 Drain current (ID) in linear scale as a function of gate to source voltage (VGS) for 
VDS=50 mV with variation in Lg (28 nm to 70 nm) (a) SM-CGAA (φM=4.6 eV)  
(b) DM-CGAA (φM1=4.6 eV, φM2=4.4 eV) 
(a) (b)  
Fig. 3 Drain current (ID) in log scale as a function of the gate to source voltage (VGS) for 
VDS=50 mV for different φM (a) SM-CGAA (b) DM-CGAA 
Fig. 4 (a) and (b) reveal the ID dependency on silicon body thickness (tSi) of both SM 
and DM CGAA MOSFETs. The characteristic of Ioff is also influenced by tSi, which is 
cleared from Fig. 4. As the silicon film gets thinner, there is a significant improvement in 
leakage current because no further leakage path is available far from the gate. The DM 
devices show a little higher Ioff than SM device cases, but they predict higher drive current 
(Ion) as compared to SM counterparts, which is verified from Fig. 2.  
Transconductance (gm) as a function of ID for both SM and DM-CGAA MOSFETs are 
presented in Fig. 5(a) and (b) respectively. From the figure, it is clear that as the channel 
length decreases the gm value is increasing because of high drain current. The high gm will 
further enhance the transconductance generation factor (TGF=gm/ID) which is the 
requirement for the realization of circuits operating at low supply voltage. By comparing 
Fig. 5(a) and (b), the DM devices are superior to  their SM counterpart.  
All the extracted and calculated values of DC performances are tabulated in Table 1, 
and Table 2, with the variation of silicon body thickness (tSi), and channel length (Lg) of 
both SM and DM-CGAA MOSFETs. Table 1 compares and analyzes the sensitivity of tSi 
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on various important parameters like Ion, Ioff, and Vth. We can well control the Vth and 
SCEs like off state leakage current by reducing tSi with a little compromise in on-state 
current.  Hence, people always prefer a ultra-thin body (UTB) fully depleted (FD) SOI 
MOSFET as the body is completely controlled by the gate and there is no leakage path far 
from the gate. However, by considering two different gate metals, we can drastically 
enhance the drive current of the devices. 
 (a) (b)  
Fig. 4 Drain current (ID) in log scale as a function of gate to source voltage (VGS) for 
VDS=50 mV with variation in tSi (10 nm to 20 nm) (a) SM-CGAA (φM=4.6 eV) (b) 
DM-CGAA (φM1=4.6 eV, φM2=4.4eV) 
(a) (b)  
Fig.5 gm as a function of ID at VDS=50 mV with variation in Lg (a) SM-CGAA (φM=4.6 eV) 
(b) DM-CGAA (φM1=4.6 eV, φM2=4.4eV)  
Table 2 summarizes the similar dc performances of both SM and DM devices for 
different values of channel lengths. It is clear from Table 2 that while the gate length is 
reduced the analog performance like transconductance (gm) is increased because of high 
drain current for shorter gate length devices. However, the device having shorter Lg is 
more prominent towards SCEs due to high Ioff. 
Table 1 DC performance measures with tSi variation at VDS=50 mV 
SM-CGAA (φM=4.6eV) DM-CGAA (φM1=4.6eV, φM2=4.4eV) 
tSi (nm) Ion (μA) Ioff (pA) Vth (V) Ion (μA) Ioff (nA) Vth (V) 
10 3.99 1.27 0.40  4.04 0.71 0.28 
15 8.31 7.27 0.40 8.71 3.69 0.245 
20 11.4 9.70 0.38 13.1 29.2 0.21 
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Table 2 Analysis of different parameters with Lg variation at VDS=50 mV 
SM-CGAA (φM=4.6eV) DM-CGAA (φM1=4.6eV, φM2=4.4eV) 
Lg (nm) Ion (μA) Ioff (pA) Vth (V) Ion (μA) Ioff (pA) Vth (V) 
28 3.68 2.44 0.382 4.04 711 0.28 
40 3.67 0.114 0.424 3.85 7.21 0.42 
55 3.40 0.0386 0.431 3.63 0.838 0.45 
70 3.16 0.0248 0.432 3.30 0.360 0.455 
5. CONCLUSION 
A cylindrical gate all around (GAA) with gate engineering, i.e., single gate material 
(SM) and two different gate electrode (DM) is explored and the performance evaluation is 
carried out with extensive device simulation by Sentaurus
TM
 simulator. The sensitivity of 
device parameters like tSi, φM, and Lg on various DC performances are systematically 
presented. Improvement in device performance for low standby operating power (LSTP) 
applications can be achieved with reduced in body thickness and higher gate work 
function. The subthreshold leakage current is significantly improved when the device 
approaches to the nanowire, i.e., tSi=10 nm, and for higher φM values. Similarly, 
continuous miniaturization of Lg is required for getting high Ion and gm. The DM-CGAA 
shows a higher drive current as compared to SM counterpart with little compromise in off 
state leakage current. Hence, an appropriate selection of the silicon thickness, and metal 
gate work function give rise to an optimum threshold voltage at a given channel length 
and drain bias. 
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